

# R1LV0816ABG -5SI, 7SI

## 8Mb Advanced LPSRAM (512k word x 16bit)

REJ03C0393-0100 Rev.1.00 2009.12.08

### Description

The R1LV0816ABG is a family of low voltage 8-Mbit static RAMs organized as 524,288-words by 16-bit, fabricated by Renesas's high-performance 0.15um CMOS and TFT technologies.

The R1LV0816ABG is suitable for memory applications where a simple interfacing, battery operating and battery backup are the important design objectives.

The R1LV0816ABG is packaged in a 48balls fine pitch ball grid array [f-BGA / 7.5 mm×8.5mm with the ball-pitch of 0.75mm and 6x8 array]. It gives the best solution for a compaction of mounting area as well as flexibility of wiring pattern of printed circuit boards.

#### **Features**


- Single 2.4-3.6V power supply
- Small stand-by current: 1.2µA (Vcc=3.0V, typ.)
- No clocks, No refresh
- All inputs and outputs are TTL compatible
- Easy memory expansion by CS1#, CS2, LB# and UB#
- Common Data I/O
- Three-state outputs: OR-tie capability
- OE# prevents data contention in the I/O bus
- Operation temperature: -40 ~ +85°C

### Ordering information

	Type No.	Power supply	Access time	Temperature Range	Package
	D11 \/0016 \ D C   501	2.7V to 3.6V	55 ns		49 hall fDCA with 0.75mm hall nitch
	R1LV0816ABG-5SI R1LV0816ABG-7SI	2.4V to 2.7V	70 ns	-40 ~ +85°C	48-ball fBGA with 0.75mm ball pitch PTBG0048HB-A(48FHH)
Ī		2.4V to 3.6V	70 ns		FIDGUU40AB-A(40FAA)

Page 1 of 15


Pin Arrangement



# Pin Description

Pin name	Function
Vcc	Power supply
Vss	Ground
A0 to A18	Address input
DQ0 to DQ15	Data input/output
CS1#	Chip select 1
CS2	Chip select 2
WE#	Write enable
OE#	Output enable
LB#	Lower byte enable
UB#	Upper byte enable
NC	Non connection

## **Block Diagram**



## Operation Table

CS1#	CS2	LB#	UB#	WE#	OE#	DQ0~7	DQ8~15	Operation	
Н	Х	Х	Х	Х	Х	High-Z	High-Z	Stand-by	
Х	L	Х	Х	Х	Х	High-Z	High-Z	Stand-by	
Х	Х	Н	Н	Х	Х	High-Z	High-Z	Stand-by	
L	Н	L	Н	L	Х	Din	High-Z	Write in lower byte	
L	Н	L	Н	Η	L	Dout	High-Z	Read in lower byte	
L	Н	L	Н	Н	Н	High-Z	High-Z	Output disable	
L	Н	Н	L	L	Х	High-Z	Din	Write in upper byte	
L	Н	Н	L	Н	L	High-Z	Dout	Read in upper byte	
L	Н	Н	L	Н	Н	High-Z	High-Z	Output disable	
L	Н	L	L	L	Х	Din	Din	Word write	
L	Н	L	Ĺ	Н	L	Dout	Dout	Word read	
L	Н	L	L	Н	Н	High-Z	High-Z	Output disable	

Note 1. H: V<sub>IH</sub> L:V<sub>IL</sub> X: V<sub>IH</sub> or V<sub>IL</sub>

## Absolute Maximum Ratings

Parameter	Symbol	Value	unit
Power supply voltage relative to Vss	Vcc	-0.5 to +4.6	V
Terminal voltage on any pin relative to Vss	V <sub>T</sub>	-0.5 <sup>*1</sup> to Vcc+0.3 <sup>*2</sup>	V
Power dissipation	P <sub>T</sub>	0.7	W
Operation temperature	Topr	-40 to +85	°C
Storage temperature range	Tstg	-65 to 150	°C
Storage temperature range under bias	Tbias	-40 to +85	°C

Note 1. -3.0V in case of AC (Pulse width ≤30ns)

<sup>2.</sup> Maximum voltage is +4.6V

## **Recommend Operating Conditions**

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test conditions	Note
Supply voltage	Vcc	2.4	3.0	3.6	V	-	
	Vss	0	0	0	V	-	
Input high voltage	\/	2.0	-	Vcc+0.2	V	Vcc=2.4V to 2.7V	
	$V_{IH}$	2.2	-	Vcc+0.2	V	Vcc=2.7V to 3.6V	
Input low voltage	\/	-0.2	-	0.4	V	Vcc=2.4V to 2.7V	1
	V IL	V <sub>IL</sub> -0.2 - 0.6 V		V	Vcc=2.7V to 3.6V	1	
Ambient temperature range	Та	-40	-	+85	°C	-	

Note 1. -3.0V in case of AC (Pulse width ≤30ns)

### **DC Characteristics**

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test conditions			
Input leakage current		-	-	1	μA	Vin = Vss to Vcc			
Output leakage current						CS1# =V <sub>IH</sub> or CS2 =V <sub>IL</sub> or			
	I <sub>LO</sub>	-	-	1	μA		or WE# =V <sub>IL</sub> or		
							8# =V <sub>IH</sub> , VI/O =Vss to Vcc		
Average operating current	I <sub>CC1</sub>	-	20*1	35	mA	_	e, duty =100%, II/O = 0mA		
							$_{\rm IL}$ , CS2 =V <sub>IH</sub> , Others = V <sub>IH</sub> /V <sub>IL</sub>		
			0*1	5	mA	_	s, duty =100%, II/O = 0mA		
	I <sub>CC2</sub>	-	2 <sup>*1</sup>			CS1# ≤ 0.2V, CS2 ≥ V <sub>CC</sub> -0.2V,			
Ot and the second	<u> </u>		0.4*1	0.0		$V_{IH} \ge V_{CC}-0.2V$ , $V_{IL} \le 0.2V$			
Standby current	I <sub>SB</sub>	-	0.1*1	0.3	mA	CS2 =V <sub>IL</sub>			
Standby current		-	1.2*1	4	μΑ	~+25°C	Vin ≥ 0V (1) 0V ≤ CS2 ≤ 0.2V or		
	ı	-	3*2	6	μA	~+40°C	(2) CS1# $\geq$ V <sub>CC</sub> -0.2V, CS2 $\geq$ V <sub>CC</sub> -0.2V or		
	I <sub>SB1</sub>	-	-	15	μA	~+70°C	(3) LB# = UB# $\geq$ V <sub>CC</sub> -0.2V, CS1# $\leq$ 0.2V, CS2 $\geq$ V <sub>CC</sub> -0.2V		
		-	-	20	μΑ	~+85°C			
Output high voltage	V <sub>OH</sub>	2.4	-	-	V	I <sub>OH</sub> = -1mA Vcc≥2.7V			
	V <sub>OH2</sub>	2.0	-	-	V	V I <sub>OH</sub> = -0.1mA			
Output low voltage	V <sub>OL</sub>	-	-	0.4	V	V I <sub>OL</sub> = 2mA Vcc≥2.7V			
	$V_{OL2}$	-	-	0.4	V	I <sub>OL</sub> = 0.1r	nA		

Note 1.Typical parameter indicates the value for the center of distribution at 3.0V(Ta=+25°C), and not 100% tested. 2.Typical parameter indicates the value for the center of distribution at 3.0V(Ta=+40°C), and not 100% tested.

## Capacitance

(Ta = $25^{\circ}$ C, f =1MHz)


Parameter	Symbol	Min.	Тур.	Max.	Unit	Test conditions	Note
Input capacitance	C in	-	-	10	pF	Vin =0V	1
Input / output capacitance	C 1/O	-	-	10	pF	V <sub>I/O</sub> =0V	1

Note 1.Typical parameter is sampled and not 100% tested.

### **AC Characteristics**

Test Conditions (Vcc =  $2.4V \sim 3.6V$ , Ta =  $-40 \sim +85$ °C)

- Input pulse levels: VIL = 0.4V, VIH = 2.4V (Vcc =  $2.7V \sim 3.6 \text{ V}$ ) VIL = 0.4V, VIH = 2.2V (Vcc =  $2.4V \sim 2.7 \text{ V}$ )
- Input rise and fall times: 5ns
- Input and output timing reference level: 1.4V
- Output load: See figures (Including scope and jig)



# Read cycle

Parameter	Symbol	R1LV0816 (No	SABG-5SI te 0)	R1LV081	6ABG-7SI	Unit	Note
		Min.	Max.	Min.	Max.	Unit  ns	
Read cycle time	t <sub>RC</sub>	55	-	70	-	ns	
Address access time	t <sub>AA</sub>	-	55	-	70	ns	
Chin polost assess time	t <sub>ACS1</sub>	-	55	-	70	ns	
Chip select access time	t <sub>ACS2</sub>	-	55	-	70	ns	
Output enable to output valid	t <sub>OE</sub>	-	30	-	35	ns	
Output hold from address change	t <sub>OH</sub>	10	-	10	-	ns	
LB#, UB# access time	t <sub>BA</sub>	-	55	-	70	ns	
Chin coloct to output in law 7	t <sub>CLZ1</sub>	10	-	10	-	ns	2,3
Chip select to output in low-Z	t <sub>CLZ2</sub>	10	-	10	-	ns	2,3
LB#, UB# enable to low-Z	t <sub>BLZ</sub>	5	-	5	-	ns	2,3
Output enable to output in low-Z	t <sub>OLZ</sub>	5	-	5	-	ns	2,3
Chin decelest to output in high 7	t <sub>CHZ1</sub>	0	20	0	25	ns	1,2,3
Chip deselect to output in high-Z	t <sub>CHZ2</sub>	0	20	0	25	ns	1,2,3
LB#, UB# disable to high-Z	t <sub>BHZ</sub>	0	20	0	25	ns	1,2,3
Output disable to output in high-Z	t <sub>OHZ</sub>	0	20	0	25	ns	1,2,3

#### Write Cycle


Parameter	Symbol		6ABG-5SI te 0)	R1LV081	6ABG-7SI	Unit	Note
		Min.	Max.	Min.	Max.		
Write cycle time	t <sub>WC</sub>	55	-	70	-	ns	
Address valid to end of write	t <sub>AW</sub>	50	-	65	-	ns	
Chip select to end of write	t <sub>CW</sub>	50	-	65	-	ns	5
Write pulse width	t <sub>WP</sub>	40	-	55	-	ns	4
LB#, UB# valid to end of write	t <sub>BW</sub>	50	-	65	-	ns	
Address setup time	t <sub>AS</sub>	0	-	0	-	ns	6
Write recovery time	t <sub>WR</sub>	0	-	0	-	ns	7
Data to write time overlap	$t_{DW}$	25	-	35	-	ns	
Data hold from write time	t <sub>DH</sub>	0	-	0	-	ns	
Output enable from end of write	t <sub>OW</sub>	5	-	5	-	ns	2
Output disable to output in high-Z	t <sub>OHZ</sub>	0	20	0	25	ns	1,2
Write to output in high-Z	t <sub>WHZ</sub>	0	20	0	25	ns	1,2

Note 0. If Vcc is 2.4-2.7V, parameters of R1LV0816ABG-7SI (70ns) are applied.


- 1.  $t_{CHZ}$ ,  $t_{OHZ}$ ,  $t_{WHZ}$  and  $t_{BHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.
- 2. Typical parameter is sampled and not 100% tested.
- 3. At any given temperature and voltage condition,  $t_{HZ}$  max is less than  $t_{LZ}$  min both for given device and from device to device.
- 4. A write occurs during the overlap of a low CS1#, a high CS2, a low WE# and a low LB# or low UB#. A write begins at the latest transitions among CS1# going low, CS2 going high, WE# going low and LB# going low or UB# going low.
- A write ends at the earliest transitions among CS1# going high, CS2 going low, WE# going high and LB# going high or UB# going high. twp is measured from the beginning of write to the end of write.
- 5. t<sub>CW</sub> is measured from the later of CS1# going low or CS2 going high to the end of write.
- 6. t<sub>AS</sub> is measured the address valid to the beginning of write.
- 7. twR is measured from the earliest of CS1# or WE# going high or CS2 going low to the end of write cycle

## **Timing Waveforms**


## Read Cycle




## Write Cycle (1) (WE# CLOCK)



## Write Cycle (2) (CS1#, CS2 CLOCK)



## Write Cycle (3) (LB#, UB# CLOCK)



#### **Data Retention Characteristics**

Parameter	Symbol	Min.	Тур.	Max.	Unit	Test conditions*3		
V <sub>CC</sub> for data retention	$V_{DR}$	1.5	-	3.6	>	Vin ≥ 0V (1) 0V ≤ CS2 ≤ 0.2V or (2) CS1# ≥ $V_{CC}$ -0.2V, CS2 ≥ $V_{CC}$ -0.2V or (3) LB# = UB# ≥ $V_{CC}$ -0.2V, CS1# ≤ 0.2V, CS2 ≥ $V_{CC}$ -0.2V		
	Iccdr	-	1.2 <sup>*1</sup>	4	μΑ	~+25°C	Vcc=3.0V, Vin ≥ 0V	
Data retention current		-	3 <sup>*2</sup>	6	μΑ	~+40°C	(1) $0V \le CS2 \le 0.2V$ or (2) $CS1\# \ge V_{CC}-0.2V$ ,	
Data retention current		-	-	15	μΑ	~+70°C	$CS2 \ge V_{CC}-0.2V$ or (3) LB# = UB# $\ge V_{CC}-0.2V$ , $CS1# \le 0.2V$ .	
			-	-	20	μΑ	~+85°C	CS2 ≥ V <sub>CC</sub> -0.2V
Chip select to data retention time	t <sub>CDR</sub>	0	-	ı	ns	Consider waysfarm		
Operation recovery time	t <sub>R</sub>	5	-	-	ms	See retention waveform.		

Note 1.Typical parameter indicates the value for the center of distribution at 3.0V(Ta=+25°C), and not 100% tested.

If CS2 controls data retention mode, Vin levels (address, WE#, OE#, LB#, UB#, DQ) can be in the high impedance state. If CS1# controls data retention mode, CS2 must be CS2  $\geq$  V<sub>CC</sub>-0.2V or 0V  $\leq$  CS2  $\leq$  0.2V .

The other inputs levels (address, WE#, OE#, CS1#, LB#, UB#, DQ) can be in the high impedance state.

<sup>2.</sup>Typical parameter indicates the value for the center of distribution at 3.0V(Ta=+40°C), and not 100% tested.

<sup>3.</sup>CS2 controls address buffer, WE# buffer, CS1# Buffer, OE# buffer, LB#, UB# buffer and Din buffer.

### **Data Retention Timing Waveforms**

# (1) CS1# controlled Vcc 2.4V t<sub>CDR</sub> $V_{\mathsf{DR}}$ 2.0<u>V</u> CS1# ≥ Vcc - 0.2V CS1# ' (2) CS2 controlled Vcc CS2 t<sub>CDR</sub> $\textbf{V}_{\text{DR}}$ 0.4V $0V \le CS2 \le 0.2V$ (3) LB#, UB# controlled Vcc 2.4V $t_{CDR}$ $V_{DR}$ 2.0V 2.0V LB#, UB# LB#, UB# ≥ Vcc - 0.2V

Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

  Notes:

  1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of Renesas or any third party with respect to the information in this document.

  2. Renesas shall have no liability for damages or infringement of any intellectual property or other rights arising out of the use of any information in this document, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.

  3. You should not use the products or the technology described in this document for the purpose of military applications, such as the development of weapons of mass and regulations, and procedures required by such laws and regulations, and procedures required by such laws and regulations.

  4. All information included in this document such as product data, diagrams, charts, programs, algorithms, and application circuit examples, is current as of the date this document is issued. Such information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to be producted to change without any prior notice. Before purchasing or using any Renesas products itself in this document, put Renesas and products or exception of products or exception of products or exception of products or exception of products or products and interest or products and different information to be information with a Renesas sales office. Also, please pay regular and careful attention to additional and different information to the information included in this document, but Renesas as sense in law to the products of a period and products and products ar



#### **RENESAS SALES OFFICES**

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

#### Renesas Technology America, Inc

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

**Renesas Technology Taiwan Co., Ltd.**10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

**Renesas Technology Korea Co., Ltd.**Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510

# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <a href="http://www.renesas.com">http://www.renesas.com</a>

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<a href="http://www.renesas.com">http://www.renesas.com</a>)

Send any inquiries to http://www.renesas.com/inquiry.



#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.