# Hi-Speed USB 2.0 Full-Speed Transceiver with UART Multiplexing Mode 


#### Abstract

General Description The MAX3349E $\pm 15 \mathrm{kV}$ ESD-protected, USB transceiver provides a full-speed USB interface to a lower voltage microprocessor or ASIC. The device supports enumeration, suspend, and VBUS detection. A special UART multiplexing mode routes external UART signals (Rx and $T x$ ) to $D+$ and $D-$, allowing the use of a shared connector to reduce cost and part count for mobile devices.

The UART interface allows mobile devices such as PDAs, cellular phones, and digital cameras to use either UART or USB signaling through the same connector. The MAX3349E features a separate UART voltage supply input to support legacy devices using +2.75 V signaling. The MAX3349E supports a maximum UART baud rate of 921 kbaud . Upon connection to a USB host, the MAX3349E enters USB mode and provides a full-speed USB 2.0-compliant interface through VP, VM, RCV, and OE. The MAX3349E features internal series termination resistors on $D+$ and D-, and an internal $1.5 \mathrm{k} \Omega$ pullup resistor to $\mathrm{D}+$ to allow the device to logically connect and disconnect from the USB while plugged in. A suspend mode is provided for low-power operation. D+ and D- are protected from electrostatic discharge (ESD) up to $\pm 15 \mathrm{kV}$. The MAX3349E is available in 16-pin TQFN (4mm x 4 mm ) and 16-bump UCSP ${ }^{\text {¹ }}$ ( $2 \mathrm{~mm} \times 2 \mathrm{~mm}$ ) packages, and is specified over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ extended temperature range.


## Applications

| Cell Phones | Digital Cameras |
| :--- | :--- |
| PDAs | MP3 Players |

Features

- $\pm 15 \mathrm{kV}$ ESD HBM Protection on D+ and D-
- UART Mode Routes External UART Signals to D+/D-
- Internal Linear Regulator Allows Direct Powering Internal Linear Regu
from the USB Cable
- Separate Voltage Input for UART Transmitter/Receiver (VUART)
- Internal 1.5k $\Omega$ Pullup Resistor on D+ Controlled by Enumerate Input
- Internal Series Termination Resistors on D+ and D-
- Complies with USB Specification Revision 2.0, Full-Speed 12Mbps Operation
- Built-In Level Shifting Down to +1.4V, Ensuring Compatibility with Low-Voltage ASICs
- Vbus Detection
- Combined VP and VM Inputs/Outputs
- No Power-Supply Sequencing Required
- Available in 16-Bump UCSP (2mm x 2mm) Package

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX3349EEBE-T | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 UCSP |
| MAX3349EEBE +T | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 UCSP |
| MAX3349EETE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 TQFN-EP ${ }^{\star \star}$ |

* Future product-contact factory for availability.
$T$ = Tape and reel.
+Denotes a lead(Pb)-free/RoHS-compliant package.
${ }^{* *} E P=$ Exposed pad.
ing Package


UCSP is a trademark of Maxim Integrated Products, Inc.

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

## Hi-Speed USB 2.0 Full-Speed Transceiver with UART Multiplexing Mode

## ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND, unless otherwise noted.)
$\qquad$
VTRM -0.3 V to $\left(\mathrm{V}_{\mathrm{BUS}}+0.3 \mathrm{~V}\right)$
VP, VM, SUS, RX, TX, ENUM, RCV, OE, BD, -0.3 V to ( $\mathrm{V}_{\mathrm{L}}+0.3 \mathrm{~V}$ )
Short Circuit Current (D+ and D-).
, - $-\ldots .3 \mathrm{l}$ to (VL...... $\pm 1$ $\pm 150 \mathrm{~mA}$
Maximum Continuous Current (all other pins)
Continuous Power Dissipation $\left(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right)$
UCSP (derate $8.2 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ) $\qquad$ .$\pm 15 \mathrm{~mA}$

TQFN (derate $25.0 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ )
.659.5mW

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{BUS}}=+3.0 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}$ UART $=+2.7 \mathrm{~V}$ to $+3.3 \mathrm{~V}, \mathrm{~V}=+1.40 \mathrm{~V}$ to $+2.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\text {BUS }}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+1.8 \mathrm{~V}, \mathrm{~V}_{\text {UART }}=+2.75 \mathrm{~V}$ (UART Mode), and $\left.\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}.\right)($ Note 1$)$

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY INPUTS/OUTPUTS (VBUS, $\mathrm{V}_{\text {UART }}$, $\mathrm{V}_{\text {TRM }}, \mathrm{V}_{\text {L }}$ ) |  |  |  |  |  |  |  |
| VBUS Input Range | VBUS | USB mode |  | 3.0 |  | 5.5 | V |
| VL Input Range | VL | $4.5 \mathrm{~V} \leq \mathrm{V}_{\text {BUS }} \leq 5.5 \mathrm{~V}$ |  | 1.40 |  | 2.75 | V |
|  |  | $3.0 \mathrm{~V} \leq \mathrm{V}_{\text {BUS }} \leq 4.5 \mathrm{~V}$ |  |  |  |  |  |
| VUART Input Range | VUART | UART mode |  | 2.7 |  | 3.3 | V |
| Regulated Supply-Voltage Output | VTRM | Internal regulator, USB mode | V BUS $>4.5 \mathrm{~V}$ | 3.0 |  | 3.6 | V |
|  |  |  | VBUS < 4.5V | 2.8 |  | 3.6 |  |
| Operating VBUS Supply Current | IbuS | Full-speed transmitting/receiving at 12Mbps, CL = 50pF on D+ and D- |  |  |  | 10 | mA |
| Operating VUART Supply Current | IVUART | UART transmitting/receiving at 921kbaud, $C_{L}=200 \mathrm{pF}$ |  |  |  | 2.5 | mA |
| Static VUART Supply Current | IVUART(STATIC) | UART mode |  |  | 3.5 | 5 | $\mu \mathrm{A}$ |
| Operating VL Supply Current | IVL | Full-speed transmitting/receiving at $12 \mathrm{Mbps}, C_{L}=50 \mathrm{pF}$ on $\mathrm{D}+$ and D - |  |  |  | 6 | mA |
| Full-Speed Idle and SEO Supply Current | IVBUS(IDLE) | Full-speed idle,$V_{D+}>+2.7 \mathrm{~V}, V_{D-}<+0.3 \mathrm{~V}$ |  |  | 290 | 400 | $\mu \mathrm{A}$ |
|  |  | SEO: $\mathrm{V}_{\mathrm{D}+}<+0.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{D}-}<+0.3 \mathrm{~V}$ |  |  | 340 | 450 |  |
| Static VL Supply Current | IVL(STATIC) | Full-speed idle, SEO, suspend mode, or static UART mode |  |  | 2 | 10 | $\mu \mathrm{A}$ |
| Sharing Mode VL Supply Current | IVL(OFF) | $V_{\text {BUS }}$ and VUART not present |  |  | 2 | 5 | $\mu \mathrm{A}$ |
| USB Suspend VBUS Supply Current | IVBUS(SUS) | VM, VP unconnected;$\overline{O E}=1, S U S=1$ |  |  | 38 | 65 | $\mu \mathrm{A}$ |
| VBus DETECTION (BD) |  |  |  |  |  |  |  |
| USB Power-Supply Detection Threshold | VTH_VBUS |  |  | $\begin{gathered} 0.4 x \\ V_{L} \end{gathered}$ |  | $\begin{gathered} 0.9 x \\ V_{L} \end{gathered}$ | V |
| USB Power-Supply Detection Hysteresis | Vhys_VBuS |  |  |  | 40 |  | mV |
| VL Power-Supply Detection Threshold | VTH_VL |  |  |  | 0.7 |  | V |

## Hi-Speed USB 2.0 Full-Speed Transceiver with UART Multiplexing Mode

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{\text {BUS }}=+3.0 \mathrm{~V}\right.$ to +5.5 V , VUART $=+2.7 \mathrm{~V}$ to $+3.3 \mathrm{~V}, \mathrm{~V} \mathrm{~L}=+1.40 \mathrm{~V}$ to $+2.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\text {BUS }}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+1.8 \mathrm{~V}$, VUART $=+2.75 \mathrm{~V}$ (UART Mode), and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VUART Power-Supply Detection Threshold | VTH_UART |  | $\begin{gathered} 0.4 x \\ V_{L} \end{gathered}$ | $\begin{gathered} 0.65 x \\ V_{L} \end{gathered}$ | $\begin{gathered} 0.9 x \\ V_{L} \end{gathered}$ | V |
| DIGITAL INPUTS/OUTPUTS (VP, VM, RCV, SUS, $\overline{\text { OE, }}$, RX, TX, ENUM, BD) |  |  |  |  |  |  |
| Input-Voltage Low | VIL |  |  |  | $\begin{gathered} 0.3 \mathrm{x} \\ \mathrm{~V}_{\mathrm{L}} \end{gathered}$ | V |
| Input-Voltage High | $\mathrm{V}_{\mathrm{IH}}$ |  | $\begin{gathered} 0.7 x \\ V_{L} \end{gathered}$ |  |  | V |
| Output-Voltage Low | VoL | $\begin{aligned} & \mathrm{I} \mathrm{OL}=+2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{L}}>1.65 \mathrm{~V} \\ & \mathrm{IOL}=+1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{L}}<1.65 \mathrm{~V} \end{aligned}$ |  |  | 0.4 | V |
| Output-Voltage High | VOH | $\begin{aligned} & \mathrm{I} \mathrm{OH}=+2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{L}}>1.65 \mathrm{~V} \\ & \mathrm{I} \mathrm{OH}=+1 \mathrm{~mA}, \mathrm{~V}_{\mathrm{L}}<1.65 \mathrm{~V} \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{L}}- \\ 0.4 \end{gathered}$ |  |  | V |
| Input Leakage Current | ILKG |  | -1 |  | +1 | $\mu \mathrm{A}$ |

ANALOG INPUTS/OUTPUTS (D+, D- in USB Mode)

| Differential Input Sensitivity | VID | $\left\|V_{D+}-V_{D-}\right\|$ | 0.2 |  |  | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Differential Common-Mode Voltage | VCM | Includes VID range | 0.8 |  | 2.5 | V |
| Single-Ended Input Low Voltage | VILSE |  |  |  | 0.8 | V |
| Single-Ended Input High Voltage | VIHSE |  | 2.0 |  |  | V |
| USB Output-Voltage Low | VUSB_OLD | $\mathrm{R}_{\mathrm{L}}=1.5 \mathrm{k} \Omega$ connected to +3.6 V |  |  | 0.3 | V |
| USB Output-Voltage High | VUSB_OHD | $R_{L}=15 \mathrm{k} \Omega$ connected to GND | 2.8 |  | 3.6 | V |
| Off-State Leakage Current | lLZ |  | -1 |  | +1 | $\mu \mathrm{A}$ |
| Driver Output Impedance | ZDRV | Steady-state drive | 28 |  | 43 | $\Omega$ |
| Transceiver Capacitance | CIND | Measured from D+/D- to GND |  | 20 |  | pF |
| Input Impedance | ZIN | Driver off | 1 |  |  | $\mathrm{M} \Omega$ |
| D+ Internal Pullup Resistor | RPU | ENUM = 1 | 1425 | 1500 | 1575 | $\Omega$ |

ANALOG INPUTS/OUTPUTS (D+, D- in UART Mode)

| Input-Voltage High | VUART_IH | UART mode, +2.70 < VUART < + 2.85 V | 2.0 | V |
| :---: | :---: | :---: | :---: | :---: |
| Input-Voltage Low | VUART_IL | UART mode, $+2.70 \mathrm{~V}<\text { VUART }<+2.85 \mathrm{~V}$ | 0.8 | V |
| Output-Voltage High | VUART_OH | UART mode, $+2.70 \mathrm{~V}<\text { VUART }<+2.85 \mathrm{~V}$ <br> lUART_OH $=-2 \mathrm{~mA}$ | 2.2 | V |
| Output-Voltage Low | VuART_OL | UART mode, $\begin{aligned} & \text { +2.70V < VUART < +2.85V } \\ & \text { lUART_OL }=+2 \mathrm{~mA} \end{aligned}$ | 0.4 | V |

## Hi-Speed USB 2.0 Full-Speed Transceiver with UART Multiplexing Mode

## ELECTRICAL CHARACTERISTICS (continued)

$\left(V_{\text {BUS }}=+3.0 \mathrm{~V}\right.$ to +5.5 V , VUART $=+2.7 \mathrm{~V}$ to $+3.3 \mathrm{~V}, \mathrm{~V} \mathrm{~L}=+1.40 \mathrm{~V}$ to $+2.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\text {BUS }}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+1.8 \mathrm{~V}$, VUART $=+2.75 \mathrm{~V}$ (UART Mode), and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ESD PROTECTION (D+, D-) |  |  |  |  |  |  |
| Human Body Model |  | (Figures 9 and 10) |  | $\pm 15$ |  | kV |
| IEC 61000-4-2 <br> Air-Gap Discharge |  |  |  | $\pm 8$ |  | kV |
| IEC 61000-4-2 <br> Contact Discharge |  |  |  | $\pm 8$ |  | kV |

## TIMING CHARACTERISTICS

$\left(V_{\text {BUS }}=+3.0 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{\text {UART }}=+2.7 \mathrm{~V}$ to $+3.3 \mathrm{~V}, \mathrm{~V} \mathrm{~L}=+1.4 \mathrm{~V}$ to $+2.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\text {BUS }}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+1.8 \mathrm{~V}$, $\mathrm{V}_{\text {UART }}=+2.75 \mathrm{~V}$ (UART Mode), and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| USB DRIVER CHARACTERISTICS ( $\mathrm{C}_{\mathrm{L}}=50 \mathrm{pF}$ ) |  |  |  |  |  |
| Rise Time | tFR | $10 \%$ to $90 \%$ of I VUSB_OHD - VUSB_OLD I (Figures 1 and 7) | 4 | 20 | ns |
| Fall Time | tFF | $90 \%$ to $10 \%$ of \| VUSB_OHD - VUSB_OLD I (Figures 1 and 7) | 4 | 20 | ns |
| Rise/Fall Time Matching | tFR/tFF | Excluding the first transition from idle state (Note 2) (Figures 1 and 7) | 90 | 110 | \% |
| Output Signal Crossover Voltage | VCRS_F | Excluding the first transition from idle state (Note 2) (Figure 2) | 1.3 | 2.0 | V |
| Driver Propagation Delay | tPLH_DRV | $\mathrm{V}_{\mathrm{L}}>+1.65 \mathrm{~V}$ (Figures 2 and 7) |  | 22.5 | ns |
|  |  | $+1.4 \mathrm{~V}<\mathrm{V}_{\mathrm{L}}<+1.65 \mathrm{~V}$ (Figures 2 and 7) |  | 25 |  |
|  | tpHL_DRV | $\mathrm{V}_{\mathrm{L}}>+1.65 \mathrm{~V}$ (Figures 2 and 7) |  | 22.5 |  |
|  |  | $+1.4 \mathrm{~V}<\mathrm{V}_{\mathrm{L}}<+1.65 \mathrm{~V}$ (Figures 2 and 7) |  | 25 |  |
| Driver Disable Delay | tphz_DRV | High-to-off transition (Figures 3 and 6) |  | 25 | ns |
|  | tpLZ_DRV | Low-to-off transition (Figures 3 and 6) |  | 25 |  |
| Driver Enable Delay | tpzH_DRV | Off-to-high transition (Figures 3 and 7) |  | 25 | ns |
|  | tPZL_DRV | Off-to-low transition (Figures 3 and 7) |  | 25 |  |
| USB RECEIVER CHARACTERISTICS ( $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ ) |  |  |  |  |  |
| Differential Receiver Propagation Delay | tPLH_RCV | $\mathrm{V}_{\mathrm{L}}>+1.65 \mathrm{~V}$ (Figures 4 and 8) |  | 25 | ns |
|  |  | $+1.4 \mathrm{~V}<\mathrm{V}_{\mathrm{L}}<+1.65 \mathrm{~V}$ (Figures 4 and 8) |  | 30 |  |
|  | tpHL_RCV | $\mathrm{V}_{\mathrm{L}}>+1.65 \mathrm{~V}$ (Figures 4 and 8) |  | 25 |  |
|  |  | $1.4 \mathrm{~V}<\mathrm{V}_{\mathrm{L}}<+1.65 \mathrm{~V}$ (Figures 4 and 8) |  | 30 |  |
| Single-Ended Receiver Propagation Delay | tPLH_SE | $\mathrm{V}_{\mathrm{L}}>+1.65 \mathrm{~V}$ (Figures 4 and 8) |  | 28 | ns |
|  |  | $+1.4 \mathrm{~V}<\mathrm{V}_{\mathrm{L}}<+1.65 \mathrm{~V}$ (Figures 4 and 8) |  | 35 |  |
|  | tPHL_SE | $\mathrm{V}_{\mathrm{L}}>+1.65 \mathrm{~V}$ (Figures 4 and 8) |  | 28 |  |
|  |  | +1.4V < V ${ }_{\text {L }}$ +1.65V (Figures 4 and 8) |  | 35 |  |

## Hi-Speed USB 2.0 Full-Speed Transceiver with UART Multiplexing Mode

## TIMING CHARACTERISTICS (continued)

$\left(\mathrm{V}_{\text {BUS }}=+3.0 \mathrm{~V}\right.$ to $+5.5 \mathrm{~V}, \mathrm{~V}_{\text {UART }}=+2.7 \mathrm{~V}$ to $+3.3 \mathrm{~V}, \mathrm{~V} \mathrm{~L}=+1.4 \mathrm{~V}$ to $+2.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise noted. Typical values are at $\mathrm{V}_{\text {BUS }}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+1.8 \mathrm{~V}$, $\mathrm{V}_{\text {UART }}=+2.75 \mathrm{~V}$ (UART Mode), and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (Note 1)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Single-Ended Receiver Disable Delay | tPHZ_SE | High-to-off transition, VL > +1.65V (Figure 5) |  |  | 10 | ns |
|  |  | High-to-off transition, $+1.4 \mathrm{~V}<\mathrm{V}_{\mathrm{L}}<+1.65 \mathrm{~V} \text { (Figure 5) }$ |  |  | 12 |  |
|  | tPLZ_SE | Low-to-off transition, VL > +1.65V (Figure 5) |  |  | 10 |  |
|  |  | Low-to-off transition, <br> $+1.4 \mathrm{~V}<\mathrm{V}_{\mathrm{L}}<+1.65 \mathrm{~V}$ (Figure 5) |  |  | 12 |  |
| Single-Ended Receiver Enable Delay | tPZH_SE | Off-to-high transition, $\mathrm{V}_{\mathrm{L}}>+1.65 \mathrm{~V}$ (Figure 5) |  |  | 20 | ns |
|  |  | Off-to-high transition, $+1.4 \mathrm{~V}<\mathrm{V}_{\mathrm{L}}<+1.65 \text { (Figure 5) }$ |  |  | 20 |  |
|  | tPZL_SE | Off-to-low transition, $\mathrm{V}_{\mathrm{L}}>+1.65 \mathrm{~V}$ (Figure 5) |  |  | 20 |  |
|  |  | Off-to-low transition, $+1.4 \mathrm{~V}<\mathrm{V}_{\mathrm{L}}<+1.65 \mathrm{~V} \text { (Figure 5) }$ |  |  | 20 |  |
| UART DRIVER CHARACTERISTICS ( $\mathrm{C}_{\mathrm{L}}=\mathbf{2 0 0 p F}$ ) |  |  |  |  |  |  |
| Rise Time (D-) | tFR_TUART | 10\% to 90\% of $\mathrm{V}_{\text {OHD }}$ - Voldl (Figure 13) |  | 60 | 200 | ns |
| Fall Time (D-) | tFF_TUART | 90\% to 10\% of JVOHD - Voldl (Figure 13) |  | 60 | 200 | ns |
| Driver Propagation Delay | tPLH_TUART | (Figure 13) |  | 70 | 200 | ns |
|  | tPHL_TUART | (Figure 13) |  | 70 | 200 |  |
| UART RECEIVER CHARACTERISTICS ( $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ ) |  |  |  |  |  |  |
| Receiver (Rx) Propagation Delay | tPLH_RUART | (Figure 14) |  |  | 60 | ns |
|  | tPhL_RUART | (Figure 14) |  |  | 60 |  |
| Receiver (Rx) Rise/Fall Time | tFR_RUART | (Figure 14) |  |  | 45 | ns |
|  | tfF_RUART | (Figure 14) |  |  | 45 |  |

Note 1: Parameters are $100 \%$ production tested at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted. Limits over temperature are guaranteed by design.
Note 2: Guaranteed by design; not production tested.

## Hi-Speed USB 2.0 Full-Speed Transceiver with UART Multiplexing Mode

$\left(\mathrm{V}_{\text {BUS }}=+5 \mathrm{~V}, \mathrm{~V}_{\mathrm{L}}=+3.3 \mathrm{~V}, \mathrm{~V}_{\text {UART }}=+2.75 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right.$, unless otherwise noted. $)$






Vbus CURRENT DURING USB OPERATION vs. $\mathrm{D}_{+} / \mathrm{D}-\mathrm{CAPACITANCE}$




# Hi－Speed USB 2．0 Full－Speed Transceiver with UART Multiplexing Mode 

Pin Description

| PIN |  | TYPE | NAME | FUNCTION |
| :---: | :---: | :---: | :---: | :---: |
| UCSP | TQFN |  |  |  |
| A1 | 1 | POWER | Vuart | UART Supply Voltage．VUART powers the internal UART transmitter and receiver． Connect a regulated voltage between +2.7 V and +3.3 V to VUART．Bypass VUART to GND with a $0.1 \mu \mathrm{~F}$ ceramic capacitor． |
| A2 | 2 | OUTPUT | RX | UART Receive Output．In UART mode，RX is a level－shifted output that expresses the logic state of $\mathrm{D}+$ ． |
| A3 | 3 | INPUT | TX | UART Transmit Input．In UART mode，D－follows the logic state on TX． |
| A4 | 4 | OUTPUT | BD | USB Detect Output．When $V_{B U S}$ exceeds the $V_{T H}$－BUS threshold，BD is logic－high to indicate that the MAX3349E is connected to a USB host．The MAX3349E operates in USB mode when BD is logic－high，and operates in UART mode when $B D$ is logic－low． |
| B1 | 15 | POWER | VL | Digital Logic Supply．Connect a +1.4 V to +2.75 V supply to $\mathrm{V}_{\mathrm{L}}$ ．Bypass $\mathrm{V}_{\mathrm{L}}$ to GND with a $0.1 \mu \mathrm{~F}$ or larger ceramic capacitor． |
| B2 | 16 | I／O | VM | Receiver Output／Driver Input．VM functions as a receiver output when $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{L}} . \mathrm{VM}$ follows the logic state of $D$－when receiving．VM functions as a driver input when $\overline{\mathrm{OE}}=\mathrm{GND}$（Tables 2 and 3）． |
| B3 | 5 | I／O | VP | Receiver Output／Driver Input．VP functions as a receiver output when $\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{L}} . \mathrm{VP}$ follows the logic state of $\mathrm{D}+$ when receiving．VP functions as a driver input when $\overline{\mathrm{OE}}=\mathrm{GND}$（Tables 2 and 3）． |
| B4 | 6 | OUTPUT | RCV | Differential Receiver Output．In USB mode，RCV is the output of the USB differential receiver（Table 3）． |
| C1 | 14 | POWER | VTRM | Internal Regulator Output．VTRM provides a regulated +3.3 V output．Bypass $\mathrm{V}_{\text {TRM }}$ to GND with a $1 \mu \mathrm{~F}$ ceramic capacitor． $\mathrm{V}_{\text {TRM }}$ draws power from $\mathrm{V}_{\text {BUS }}$ ．Do not power external circuitry from VTRM． |
| C2 | 13 | INPUT | ENUM | Enumerate Input．Drive ENUM to $V_{L}$ to connect the internal $1.5 \mathrm{k} \Omega$ resistor from $\mathrm{D}+$ to $V_{T R M}$（when $V_{B U S}$ is present）．Drive ENUM to GND to disconnect the internal $1.5 \mathrm{k} \Omega$ pullup resistor．ENUM has no effect when the device is in UART mode． |
| C3 | 8 | INPUT | SUS | Suspend Input．Drive SUS low for normal operation．Drive SUS high to force the MAX3349E into suspend mode． |
| C4 | 7 | INPUT | $\overline{\mathrm{OE}}$ | Output Enable．Drive $\overline{\mathrm{OE}}$ low to set VPNM to transmitter inputs in USB mode．Drive $\overline{\mathrm{OE}}$ high to set VPNM to receiver outputs in USB mode．$\overline{\mathrm{OE}}$ has no effect when the device is in UART mode． |
| D1 | 12 | POWER | VBUS | USB Supply Voltage．VBUS provides power to the internal linear regulator when in USB mode．Bypass VBUs to GND with a $0.1 \mu \mathrm{~F}$ ceramic capacitor． |
| D2 | 11 | I／O | D＋ | USB Differential Data Input／Output．Connect D＋directly to the USB connector． |
| D3 | 10 | I／O | D－ | USB Differential Data Input／Output．Connect D－directly to the USB connector． |
| D4 | 9 | POWER | GND | Ground |
| － | EP | － | EP | Exposed Pad．Connect exposed paddle to GND． |

## Hi-Speed USB 2.0 Full-Speed Transceiver with UART Multiplexing Mode



Figure 1. Rise and Fall Times

Figure 2. Timing of VP and VM to $D+$ and $D$ -



Figure 3. Driver Enable and Disable Timing


Figure 4. D+/D- Timing to VP, VM, and RCV

# Hi-Speed USB 2.0 Full-Speed Transceiver with UART Multiplexing Mode 

Timing Diagrams (continued)


Figure 5. Receiver Enable and Disable Timing


Figure 6. Test Circuit for Disable Time

## Detailed Description

The MAX3349E $\pm 15 \mathrm{kV}$ ESD-protected, USB transceiver provides a full-speed USB interface to a microprocessor or ASIC. The device supports enumeration, suspend, and $V_{B U S}$ detection. A special UART multiplexing mode routes external UART signals ( Rx and Tx ) to $\mathrm{D}+$ and D -, allowing the use of a shared connector to reduce cost and part count for mobile devices.
The UART interface allows mobile devices such as PDAs, cellular phones, and digital cameras to use either UART or USB signaling through the same connector. The MAX3349E features a separate UART voltage supply input. The


Figure 7. Test Circuit for Enable Time, Transmitter Propagation Delay, and Transmitter Rise/Fall Time


Figure 8. Test Circuit for Receiver Propagation Delay


Figure 9. Human Body ESD Test Model

MAX3349E supports a maximum UART baud rate of 921kbaud.
Upon connection to a USB host, the MAX3349E enters USB mode and provides a full-speed USB 2.0-compliant interface through VP, VM, RCV, and $\overline{O E}$. The MAX3349E features internal series resistors on D+ and D-, and an internal $1.5 \mathrm{k} \Omega$ pullup resistor to $\mathrm{D}+$ to allow the device to logically connect and disconnect from the USB bus while plugged in. A suspend mode is provided for low-power operation. D+ and D- are protected from electrostatic discharge (ESD) up to $\pm 15 \mathrm{kV}$. To ensure full $\pm 15 \mathrm{kV}$ ESD protection, bypass $\mathrm{V}_{\text {BUS }}$ to GND

## Hi-Speed USB 2.0 Full-Speed Transceiver with UART Multiplexing Mode



Figure 10. Human Body Model Current Waveform


Figure 11. IEC61000-4-2 ESD Contact Discharge Test Model
with a $0.1 \mu \mathrm{~F}$ ceramic capacitor as close to the device as possible.

Operating Modes
The MAX3349E operates in either USB mode or UART mode, depending on the presence or absence of VBUS. Bus detect output BD is logic-high when a voltage higher than $V_{T H-V B U S}$ is applied to $V_{B U S}$, and logic-low otherwise. The MAX3349E operates in USB


Figure 12. IEC 61000-4-2 Contact Discharge Model Current Waveform
mode when $B D$ is logic-high, and UART mode when $B D$ is logic-low.

## USB Mode

In USB mode, the MAX3349E implements a full-speed (12Mbps) USB interface on D+ and D-, with enumerate and suspend functions. A differential USB receiver presents the USB state as a logic-level output RCV (Table 3a). VP/VM are outputs of single-ended USB receivers when $\overline{\mathrm{OE}}$ is logic-high, allowing detection of single-ended 0 (SEO) events. When $\overline{\mathrm{OE}}$ is logic-low, VP and VM serve as inputs to the USB transmitter. Drive suspend input SUS logic-high to force the MAX3349E into a low-power operating mode and disable the differential USB receiver (Table 3b).

## UART Mode

The MAX3349E operates in UART mode when BD is logic-low (VBUS not present). The Rx signal is the output of a single-ended receiver on D+, and the Tx input is driven out on D-. Signaling voltage thresholds for D+ and D- are determined by VUART, an externally applied voltage between +2.7 V and +3.3 V .

## Power-Supply Configurations

$V_{L}$ Logic Supply
In both USB and UART modes, the control interface is powered from VL. The MAX3349E operates with logicside voltage ( $\mathrm{V}_{\mathrm{L}}$ ) as low as +1.4 V , providing level shifting for lower voltage ASICs and microcontrollers.

# Hi－Speed USB 2．0 Full－Speed Transceiver with UART Multiplexing Mode 

## Table 1．Power－Supply Configuration

| $\mathbf{V}_{\text {BUS（ }}(\mathbf{V})$ | $\mathbf{V}_{\text {TRM }}(\mathbf{V})$ | $\mathbf{V} \mathbf{L}(\mathbf{V})$ | VUART（V） | CONFIGURATION |
| :---: | :---: | :---: | :---: | :---: |
| +4.0 to +5.5 | +3.0 to +3.6 Output | +1.4 to +2.75 | GND，Unconnected，or <br> +2.7 V to +3.3 V | USB Mode |
| +3.0 to +5.5 | +2.8 to +3.6 | +1.4 to +2.75 | GND or Unconnected | Battery Mode |
| +4.0 to +5.5 | +3.0 to +3.6 Output | GND or Unconnected | GND，Unconnected，or <br> +2.7 V to +3.3 V | Disable Mode |
| GND or Unconnected | High Impedance | +1.4 to +2.75 | +2.7 V to +3.3 V | UART Mode |

Table 2．USB Transmit Truth Table $\overline{(\overline{\mathrm{OE}}=0)}$

| INPUTS |  | OUTPUTS |  |
| :---: | :---: | :---: | :---: |
| VP | VM | D＋ | D－ |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 |

Table 3a．USB Receive Truth Table $\overline{\mathrm{OE}}=1$ ， SUS＝0）

| INPUTS |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| D＋ | D－ | VP | VM | RCV |
| 0 | 0 | 0 | 0 | RCV $^{*}$ |
| 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | X |

＊$=$ Last State
$X=$ Undefined
USB Mode
The MAX3349E is in USB mode when VBUS is greater than $V_{T H-B U S}$ and the bus detect output（BD）is logic－ high．In USB mode，power for the MAX3349E is derived from VBUS，typically provided through the USB connec－ tor．An internal linear regulator generates the required +3.3 V VTRM voltage from VBUS．VTRM powers the inter－ nal USB transceiver circuitry and the D＋enumeration resistor．Bypass VTRM to GND with a $1 \mu \mathrm{~F}$ ceramic capacitor as close to the device as possible．Do not power external circuitry from VTRM．

## Disable Mode

Connect $V_{B U S}$ to a system power supply and leave $V_{L}$ unconnected or connect to ground to enter disable mode．In disable mode，D＋and D－are high imped－ ance，and withstand external signals up to +5.5 V ．$\overline{\mathrm{OE}}$ ， SUS，and control signals are ignored．

Table 3b．USB Receive Truth Table $\overline{\mathrm{OE}}=1$ ， SUS＝1）

| INPUTS |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathbf{D +}$ | D－ | VP | VM | RCV |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 |

## UART Mode

Connect VL and VUART to system power supplies，and leave $V_{\text {BUS }}$ unconnected or below $V_{\text {TH－BUS }}$ to operate the MAX3349E in UART mode．The MAX3349E sup－ ports VUART from +2.7 V to +3.3 V （see Table 1）．

## USB Control Signals

## $\overline{O E}$

$\overline{\mathrm{OE}}$ controls the direction of communication for USB mode．When $\overline{O E}$ is logic－low，VP and VM operate as logic inputs，and $\mathrm{D}+/ \mathrm{D}$－are outputs．When $\overline{\mathrm{OE}}$ is logic－ high，VP and VM operate as logic outputs，and D＋／D－ are inputs．RCV is the output of the differential USB receiver connected to D＋／D－，and is not affected by the $\overline{\mathrm{OE}}$ logic level．

## ENUM

Drive ENUM logic－high to enable the internal $1.5 \mathrm{k} \Omega$ pullup resistor from D＋to VTRM．Drive ENUM logic－low to disable the internal pullup resistor and logically dis－ connect the MAX3349E from the USB．

## SUS

Operate the MAX3349E in low－power USB suspend mode by driving SUS logic－high．In suspend mode，the USB differential receiver is turned off and VBUS con－ sumes $38 \mu \mathrm{~A}$（typ）of supply current．The single－ended VP and VM receivers remain active to detect a SEO state on USB bus lines D＋and D－．The USB transmitter

# Hi-Speed USB 2.0 Full-Speed Transceiver with UART Multiplexing Mode 

remains enabled in suspend mode to allow transmission of a remote wake-up on D+ and D-.


#### Abstract

$D+$ and $D$ - D+ and D- are either USB signals or UART signals, depending on the operating mode. In USB mode, $D+/ D-$ serve as receiver inputs when $\overline{O E}$ is logic-high and transmitter outputs when $\overline{\mathrm{OE}}$ is logic-low. Internal series resistors are provided on $\mathrm{D}+$ and D - to allow a direct interface with a USB connector. In UART mode, $D+$ is an input and $D$ - is an output. UART signals on $T x$ are presented on D-, and signals on D+ are presented on Rx. The UART signaling levels for D+/D- are determined by VUART. Logic thresholds for Rx and Tx are determined by VL. D+ and D- are ESD protected to $\pm 15 \mathrm{kV}$ HBM.


RCV
RCV is the output of the differential USB receiver. RCV is a logic 1 for $D+$ high and $D$ - low. RCV is a logic 0 for D+ low and D- high. RCV retains the last valid logic state when $D+$ and $D$ - are both low (SEO). RCV is driven logic-low when SUS is high. See Tables 3a and 3b.

## BD

The bus-detect (BD) output is asserted logic-high when a voltage greater than $\mathrm{V}_{\mathrm{TH}}$-BUS is presented on VBUS. This is typically the case when the MAX3349E is connected to a powered USB. BD is logic-low when VBUS is unconnected.

## ESD Protection

As with all Maxim devices, ESD-protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. Additional ESD-protection structures guard D+ and D- against damage from ESD events up to $\pm 15 \mathrm{kV}$. The ESD structures arrest ESD events in all operating modes: normal operation, suspend mode, and when the device is unpowered.
Several ESD testing standards exist for gauging the robustness of ESD structures. The ESD protection of the MAX3349E is characterized to the following standards:

$$
\begin{aligned}
& \pm 15 \mathrm{kV} \text { Human Body Model (HBM) } \\
& \pm 8 \mathrm{kV} \text { Air-Gap Discharge per IEC 61000-4-2 } \\
& \pm 8 \mathrm{kV} \text { Contact Discharge per IEC 61000-4-2 }
\end{aligned}
$$

## Human Body Model

Figure 9 shows the model used to simulate an ESD event resulting from contact with the human body. The model consists of a 100pF storage capacitor that is
charged to a high voltage, then discharged through a $1.5 \mathrm{k} \Omega$ resistor. Figure 10 shows the current waveform when the storage capacitor is discharged into a low impedance.

IEC 61000-4-2 Contact Discharge
The IEC 61000-4-2 standard covers ESD testing and performance of finished equipment. It does not specifically refer to integrated circuits. The major difference between tests done using the Human Body Model and IEC 61000-4-2 is a higher peak current in IEC 61000-42 due to lower series resistance. Hence, the ESD withstand voltage measured to IEC 61000-4-2 is typically lower than that measured using the Human Body Model. Figure 11 shows the IEC 61000-4-2 model. The Contact Discharge method connects the probe to the device before the probe is charged. Figure 12 shows the current waveform for the IEC 61000-4-2 Contact Discharge Model.

ESD Test Conditions ESD performance depends on a variety of conditions. Please contact Maxim for a reliability report documenting test setup, methodology, and results.

## Applications Information

## Data Transfer in USB Mode

## Transmitting Data to the USB

To transmit data to the USB, operate the MAX3349E in USB mode (see the Operating Modes section), and drive $\overline{\mathrm{OE}}$ low. The MAX3349E transmits data to the USB differentially on D+ and D-. VP and VM serve as differential input signals to the driver. When VP and VM are both driven low, a single-ended zero (SEO) is output on D+/D-

Receiving Data from the USB To receive data from the USB, operate the MAX3349E in USB mode (see the Operating Modes section.) Drive $\overline{O E}$ high and SUS low. Differential data received at D+/D- appears as a logic signal at RCV. VP and VM are the outputs of single-ended receivers on D+ and D-.

## Data Transfer in UART Mode

In UART mode, $D+$ is an input and $D$ - is an output. UART signals on Tx are presented on D-, and signals on D+ are presented on Rx. The UART signaling levels for $D+/ D-$ are determined by VUART. The voltage thresholds for Rx and Tx are determined by $V_{L}$. The voltage thresholds for D+ and D- are determined by VUART.

## Hi-Speed USB 2.0 Full-Speed Transceiver with UART Multiplexing Mode

Timing Diagrams


Figure 13. UART Transmitter Timing

Power-Supply Decoupling
Bypass $V_{B U S,} V_{L}$, and VUART to ground with $0.1 \mu \mathrm{~F}$ ceramic capacitors. Additionally, bypass $V_{T R M}$ to ground with a $1 \mu \mathrm{~F}$ ceramic capacitor. Place all bypass capacitors as close as possible to the device .

Power Sequencing
There are no power-sequencing requirements for $V_{L}$, Vuart, and VBus.


## UCSP Application Information

For the latest application details on UCSP construction, dimensions, tape carrier information, printed circuitboard techniques, bump-pad layout, and recommended reflow temperature profile, as well as the latest information on reliability testing results, refer to the Application Note UCSP- A Wafer-Level ChipScale Package available on Maxim's website at

Figure 14. UART Receiver Timing www.maxim-ic.com/ucsp.

## Hi-Speed USB 2.0 Full-Speed Transceiver with UART Multiplexing Mode

$\qquad$


Chip Information
PROCESS: BiCMOS

For the latest package outline information and land patterns (footprints), go to www.maxim-ic.com/packages. Note that a " + ", "\#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

| PACKAGE <br> TYPE | PACKAGE <br> CODE | OUTLINE <br> NO. | LAND <br> PATTERN NO. |
| :---: | :---: | :---: | :---: |
| 16 UCSP | B16+1 | $\underline{\mathbf{2 1 - 0 1 0 1}}$ | Refer to <br> Application |
| 16 TQFN-EP | $\mathrm{T} 1644+4$ | $\underline{\mathbf{2 1 - 0 1 3 9}} \mathbf{8 9 1}$ |  |$⿻ \underline{\mathbf{9 0 - 0 0 7 0}}$.

Hi-Speed USB 2.0 Full-Speed Transceiver with UART Multiplexing Mode

Functional Diagram


ヨ6ゅEEXVW

## Hi-Speed USB 2.0 Full-Speed Transceiver with UART Multiplexing Mode

| REVISION <br> NUMBER | REVISION <br> DATE | DESCRIPTION | PAGES <br> CHANGED |
| :---: | :---: | :--- | :---: |
| 0 | $3 / 06$ | Initial release | - |
| 1 | $5 / 11$ | Added MAX3349EEBE+T to the Ordering Information and adjusted specifications in <br> the Electrical Characteristics | 1,2 |

